Added some extra timing margin for port setup/buffer (to avoid I2S data-shift)

This commit is contained in:
Ross Owen
2017-03-01 12:22:46 +00:00
parent df59ac2e56
commit 30f0689434

View File

@@ -354,7 +354,7 @@ static inline void InitPorts(unsigned divide)
{
#pragma xta endpoint "divide_1"
p_lrclk <: 0 @ tmp;
tmp += 100;
tmp += 200;
/* Since BCLK is free-running, setup outputs/inputs at a known point in the future */
#if (I2S_CHANS_DAC != 0)