Some checks failed
Vergil的CI/lib_xua/pipeline/head There was a failure building this commit
Fixed ADAT Rx clock ID when SPDIF Rx also enabled
24 KiB
24 KiB
Fixed ADAT Rx clock ID when SPDIF Rx also enabled